

Description

PROCESS FOR FABRICATING COPPER DAMASCENE INTERCONNECT

BACKGROUND OF INVENTION

[0001] 1. Field of the Invention

[0002] The present invention relates to semiconductor processes, and more particularly to copper damascene interconnect in semiconductor devices with a silicon carbide capping layer.

[0003] 2. Description of the Prior Art

[0004] Copper dual damascene architectures with low-k dielectrics are developing and becoming the norm now in forming interconnects in the back-end of line (BEOL) processes. As design rules are scaled down into the deep sub-micron range, the reliability of copper damascene interconnects becomes increasingly significant. It is known that the silicon nitride (SiN) capping layer exhibits poor adhesion to the copper or copper alloy surface. It is also

known that conventional practices in forming a copper or copper alloy interconnect member in a damascene opening, results in the formation of a thin copper oxide comprising a mixture of CuO and Cu₂O. It is believed that such a thin copper oxide forms during chemical mechanical polishing (CMP).

- [0005] The presence of such a thin copper oxide film undesirably reduces the adhesion of a SiN capping layer to the underlying copper or copper alloy interconnect member. Consequently, cracks are generated at the copper/copper oxide interface, thereby resulting in copper diffusion and increased electromigration as a result of such copper diffusion. The cracks occurring in the copper/copper oxide interface enhance surface diffusion which is more rapid than grain boundary diffusion or lattice diffusion.
- [0006] The aforesaid problems associated with the copper damascene technologies were addressed by Ngo et al. in U.S. Pat. No. 6,211,084 filed July 9, 1998, entitled "Method of forming reliable copper interconnects"; in U.S. Pat. No. 6,303,505 filed July 9, 1998, entitled "Copper interconnect with improved electromigration resistance"; and also in U.S. Pat. No. 6,492,266 filed July 9, 1998, entitled "Method of forming reliable capped copper interconnects".

- [0007] In U.S. Pat. No. 6,211,084, Ngo et al. teach a method including electroplating or electroless plating Cu or a Cu alloy to fill a damascene opening in a dielectric interlayer, chemical mechanical polishing, treating the exposed surface of the Cu or Cu alloy interconnect member in a silane or dichlorosilane plasma to form the copper silicide layer and depositing a SiN capping layer thereon.
- [0008] In U.S. Pat. No. 6,303,505, Ngo et al. teach a method including electroplating or electroless plating Cu or a Cu alloy to fill a damascene opening in a dielectric layer, chemical-mechanical polishing, hydrogen plasma treatment, reacting the treated surface with silane or dichlorosilane to form a layer of copper silicide on the treated surface and depositing a SiN capping layer on the thin copper silicide layer.
- [0009] In U.S. Pat. No. 6,492,266, Ngo et al. teach a method including electroplating or electroless plating Cu to fill a damascene opening in a dielectric interlayer, chemical mechanical polishing, then treating the exposed surface of the Cu interconnect to form the copper silicide layer thereon, and depositing a SiN capping layer on the copper silicide layer. The adhesion of the SiN capping layer to the Cu interconnect member is enhanced by treating the ex-

posed surface of the Cu interconnect member: (a) under plasma conditions with ammonia and silane or dichlorosilane to form a copper silicide layer thereon; or (b) with an ammonia plasma followed by reaction with silane or dichlorosilane to form a copper silicide layer thereon.

- [0010] There is a constant need in this industry to provide a more reliable copper dual damascene interconnect methodology.

SUMMARY OF INVENTION

- [0011] The primary object of the present invention is to provide a reliable copper damascene process for manufacturing semiconductor devices with a silicon carbide capping layer.

- [0012] According to the claimed invention, a copper damascene process is disclosed. A dielectric layer overlying a substrate is prepared. A damascene opening is etched into the dielectric layer. The damascene opening is filled with copper or copper alloy. A surface of the copper or copper alloy is treated with hydrogen-containing plasma such as H₂ or NH₃ plasma. The treated surface of the copper or copper alloy then reacts with trimethylsilane or tetramethylsilane under plasma enhanced chemical vapor deposition (PECVD) conditions. Subsequently, by PECVD, a sili-

con carbide layer is in-situ deposited on the copper or copper alloy.

- [0013] Other objects, advantages and novel features of the invention will become more clearly and readily apparent from the following detailed description when taken in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF DRAWINGS

- [0014] The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention. In the drawings:
- [0015] FIGS. 1–5 schematically illustrates a preferred embodiment of the present invention;
- [0016] FIG.6 is a flow chart illustrating one preferred embodiment of the present invention; and
- [0017] FIG.7 is a flow chart illustrating another preferred embodiment of the present invention.

DETAILED DESCRIPTION

- [0018] FIGS. 1–5 schematically illustrates one preferred embodiment of the present invention, wherein similar reference

numerals denote similar features. Referring to FIG. 1, recessed opening 11 is formed in interlayer dielectric 10. The interlayer dielectric 10 may be made of silicon dioxide, low-k materials or the like. The opening 11 is formed as a dual damascene opening comprising a contact or via hole in communication with a trench opening. It is understood that opening 11 can be formed as a single damascene opening. A diffusion barrier 12 is deposited. The diffusion barrier 12 can be, but are not limited to, tantalum (Ta), tantalum nitride (TaN), titanium nitride (TiN), titanium-tungsten (TiW), tungsten (W), tungsten nitride (WN), Ti/TiN, titanium silicon nitride (TiSiN), tungsten silicon nitride (WSiN), tantalum silicon nitride (TaSiN) and silicon nitride. Copper or a copper alloy layer 13 is then deposited using electroplating or electroless methods known in the art. Typically, upon electroplating or electroless plating layer 13, a seed layer (not shown) is deposited on the diffusion barrier 12.

- [0019] Referring to FIG. 2, the portions of the copper or copper alloy layer 13 extending beyond opening 11 are removed by chemical mechanical polishing (CMP). A thin film of copper oxide 20 is formed on the exposed surface of the copper or copper alloy interconnect member 14. The thin

copper oxide 20 may comprise a mixture of CuO and Cu₂O.

- [0020] Referring to FIG. 3, a reduction process is carried out. In accordance with the preferred embodiment of the present invention, the exposed surface of the copper or copper alloy interconnect member 14 having a thin copper oxide film 20 thereon is treated with an hydrogen plasma or ammonia plasma to remove or substantially reduce the thin copper oxide film 20 leaving a clean reduced copper or copper alloy surface 30.
- [0021] Referring to FIG. 4, prior to capping of the surface-reduced copper or copper alloy interconnect member 14, the cleaned surface 30 of copper or copper alloy interconnect 14 is pre-treated by reaction with precursors selected from the group consisting of trimethylsilane, ter-tramethylsilane and a mixture of trimethylsilane and ter-tramethylsilane in a plasma-enhanced chemical vapor deposition (PECVD) tool. A copper silicide layer 40 is formed. According to the preferred embodiment, the pre-treatment comprises the following processing parameters: a trimethylsilane (or terramethylsilane) gas flow in the range of 100 to 5000 sccm, preferably 300 to 1000 sccm; a process temperature in the range of 300° to 450°,

preferably 350° to 400°; and a reaction duration in the range of 0.1 seconds to 30 seconds, preferably 0.3 seconds to 10 seconds. The order of the pre-treatment process in the PECVD tool may be (1) first supplying trimethylsilane (or tetramethylsilane) gas, then initiating plasma; or (2) supplying trimethylsilane (or tetramethylsilane) gas and initiating plasma simultaneously.

- [0022] Referring FIG. 5, a silicon carbide (SiC) capping layer 50 is then in-situ deposited using the same PECVD tool so as to completely encapsulate the copper or copper alloy interconnect 14. The methodology disclosed in U.S. Pat. No. 6,365,527, which is assigned to the same party as the present application, is preferably employed to implement formation of SiC capping layer 50. Another dielectric layer or interlayer 52 is then deposited. It is advantageous to use silicon carbide as the capping material because silicon carbide formed by PECVD, possessing a low dielectric constant and high resistivity, has become a potential substitute for silicon nitride in semiconductor integrated circuits fabrication. As device technology leads to smaller and smaller geometries, the development of the silicon carbide film is believed to be one solution for resolving RC delay during IC fabrication.

[0023] A PECVD silicon carbide film is deposited from gaseous organosilicon such as silane/methane, dimethylsilane, trimethylsilane or tetramethylsilane. The deposition may be carried out in a single step or in multiple steps. The PECVD film generally contains large amounts of bonded hydrogen in the form of Si-H and C-H, and the composition of which is thus represented as SiCxHy. The carbide material is found to exhibit excellent insulating properties, such as low dielectric constant (in the range of 4–5) and high resistivity towards copper diffusion. As a result, a PECVD silicon carbide film is an excellent choice other than nitride for making insulators such as copper barrier during IC fabrication.

[0024] According to this invention, a PECVD process using silane/methane, bimethylsilane, trimethylsilane, tertramethylsilane or other organosilicon precursor gas and N₂, Ar or He as carrier gas is performed to deposit the SiC capping layer 50. Following the carbide deposition, the deposit is treated with an in-situ ammonia plasma. The ammonia plasma treatment comprises the following processing parameters: an ammonia gas flow in the range of 2500 to 5000 sccm; a nitrogen flow in the range of 1000 to 3000 sccm; a PF power density in the range of 0.5 to

1.5 W/cm²; and a chamber pressure ranging from 3 to 5 Torr. Depending on the carbide deposited thickness the plasma treatment lasts generally from 5 to 20 seconds. During the plasma treatment, the H atoms dissociated from ammonia plasma tend to diffuse into the carbide film at a temperature higher than 400° and carry out the excess oxygen atoms from the carbide deposit in the form of H₂O molecules. As such, the oxygen content of the silicon carbide material is effectively reduced. The PECVD SiC capping layer 50 with reduced oxygen substance alleviates copper oxidation and thus largely decrease resistance of the copper interconnect.

[0025] Referring to Fig.6, a flow chart in accordance with one preferred embodiment of the present invention is demonstrated. In Step 62, copper damascene or dual damascene process is carried out to form copper interconnect members on a semiconductor wafer. The wafer is then subjected to CMP. In Step 64, the exposed surface of the copper or copper alloy interconnect member having a thin copper oxide film thereon is treated with an hydrogen plasma or ammonia plasma to remove or substantially reduce the thin copper oxide film leaving a clean reduced copper or copper alloy surface. In Step 66, prior to cap-

ping the copper or copper alloy surface, the clean reduced copper or copper alloy surface is pre-treated with by re-action with precursors selected from the group consisting of trimethylsilane, tetramethylsilane and a mixture of trimethylsilane and tetramethylsilane in a plasma-en-hanced chemical vapor deposition (PECVD) tool. In Step 68, silicon carbide (SiC) capping layer is then in-situ de-posed to completely encapsulate the copper or copper alloy interconnect.

- [0026] Referring to Fig.7, a flow chart in accordance with another preferred embodiment of the present invention is demon-strated. In Step 72, copper damascene or dual damascene process is carried out to form copper interconnect mem bers on a semiconductor wafer. The wafer is then sub-jected to CMP. In Step 74, the exposed surface of the cop-per or copper alloy interconnect member having a thin copper oxide film thereon is treated with an hydrogen plasma or ammonia plasma to remove or substantially re-duce the thin copper oxide film leaving a clean reduced copper or copper alloy surface. In Step 76, prior to cap-ping the copper or copper alloy surface, the clean reduced copper or copper alloy surface is pre-treated with by re-action with precursors selected from the group consisting

of trimethylsilane, tetramethylsilane and a mixture of trimethylsilane and tetramethylsilane in a plasma-enhanced chemical vapor deposition (PECVD) tool. In Step 78, SiC capping layer is then in-situ deposited to completely encapsulate the copper or copper alloy interconnect. In Step 80, the SiC capping layer is treated with an in-situ ammonia plasma.

[0027] Those skilled in the art will readily observe that numerous modification and alterations of the invention may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.